Sent by: CONLEY ROSE, P.C.

Appl. No.: 09/651,924

Amdt. dated F bruary 12, 2004

Reply to Office action of December 3, 2003

Amendments to the Specification:

Please replace the paragraph beginning at page 1, line 9, with the following rewritten paragraph:

This application relates to the following commonly assigned co-pending applications entitled:

"Scan Wheel - An Apparatus And Method For Interfacing A High Speed Tester Equipment," Serial With A—Slow—Speed Scan-Path _, filed August 31, 2000, Attorney Docket No. 1662-23700; 09/653.642-"Priority Retary Rules For Reducing Network Message Routing LatencyAnd Coherence Dependence Priority Rule," Serial No. 09/652,322----, filed August 31, 2000, Attorney Docket No. 1662-27300; "Speculative Scalable Directory Based Cache Coherence Protocol," Serial No. 09/652,703 filed August 31, 2000, Attorney Docket No. 1662-27400; "Scalable Efficient I/O Port Protocol," Serial No. 09/651,391———, filed August 31, 2000, Attorney Docket No. 1662-27500; "Efficient Translation Lookaside Buffer Miss Processing In Computer Systems For Applications Using Large Pages In Systems With A Large Range Of Page Sizes By Eliminating Page Table Level," Serial No. 09/652,552 _____, filed August 31, 2000, Attorney Docket No. 1662-27600; "Fault Containment And Error Recovery Techniques In A Scalable Multiprocessor," Serial No. 09/651,949——, filed August 31, 2000, Attorney Docket No. 1662-27700; "Speculative Directory Writes In A Directory Based Cache Coherent CC-Non-Uuniform Memory Access Protocol," Serial No. _____, filed August 31, 2000, Atterney Docket No. 1662-27800; "Special Encoding Of Known Bad Data," Serial No. 09/652,314----, filed August 31, 2000, Attorney Docket No. 1662-27900; "Broadcast Invalidate Scheme," Serial No. 09/652,165______, filed August 31, 2000, Attorney Docket No. 1662-28000; "Mechanism To Track Keep-All Open Pages Open-In A DRAM Memory System," Senal No. 09/652,704______, filed August 31, 2000. Attorney Docket No. 1662-28100; "Programmable DRAM Address Mapping Mechanism," Serial No. 09/653,093______, filed August 31, 2000, Attorney Decket No. 1662-28200; "Computer Architecture And System For Efficient

118991.01/1662.31400

Page 2 of 13

Appl. No.: 09/651.924

Amdt. dated February 12, 2004

Reply to Office action of December 3, 2003

Management Of Bi-Directional BusMechanism To Enforce Memory Read/Write Fairness. Avoid Tristate Bus Conflicte, And Maximize Memory Bandwidth," Serial No. 09/652,323_____, filed August 31, 2000, Attorney Docket No. 1662-29200; "An Efficient Address Interleaving With Simultaneous Multiple Locality Options," Serial No. 09/652,452----, filed August 31, 2000, Attorney Docket No. 1662-29300; "A High Performance Way Allocation Strategy For A Multi-Way Associative Cache System," Serial No. 09/653,092-August 31, 2000, Attorney Docket No. 1662-29400; "Method And System For Absorbing Defects in High Performance Microprocessor With A Large N-Way Set Associative Cache," Serial No. <u>09/651,948————</u>, filed August 31, 2000, Attorney Docket No. 1662-29500; "A Method For Reducing Directory Writes And Latency In A High Performance, Directory-Based, Coherency Protocol," Serial No. <u>09/652,324----</u>, filed August 31, 2000, Attorney Docket-No. 1662- 29600: "Mechanism To Reorder Memory Read And Write Transactions For Reduced Latency And Increased Bandwidth," Serial No. 09/653,094 filed August 31, 2000, Attorney---Docket No. 1662-30800; "Lock Ahead Mechanism To System For Minimizi<u>ng Memorye And Manage</u> Bank Conflicts In A Computer Memory-System," Serial No. 09/652,325_____, filed August 31, 2000, Attorney Decket No. 1662-30900; "Computer Resource Management And Allocation SystemScheme That Ensures Forward Progress, Maximizes Utilization Of Available Buffers And Guarantees Minimum Request Rate," Serial No. 09/651,945----, filed August 31, 2000,-Attorney Docket No. 1662-31000; "Input Data Recovery Scheme," Serial No. <u>09/653,643—</u> August 31, 2000, Attorney Docket No. 1662-31100; "Fast Lane Prefetching," Serial No. 09/652,451---____, filed August 31, 2000, Atterney Docket No-1662-31200: "Mechanism For Synchronizing Multiple Skewed Source-Synchronous Data Channels With Automatic Initialization Feature," Serial No. 09/652,480_____, filed August 31, 2000, Atterney Dacket No. 1662-31300; and "Chaining Directory Reads And Writes To Reduce DRAM Bandwidth In A Directory Based CC-NUMA Protocol," Serial No. 09/652,315----

Page 3 of 13

118991.01/1662.31400

Appl. No.: 09/651,924

Amdt. dated February 12, 2004

Reply to Office action of D cember 3, 2003

August 31, 2000, Attorney-Docket No. 1662-31500, all of which are incorporated by reference herein.